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Abstract 
In this work, an extensive characterisation of intrinsic amorphous silicon (a-Si) passivation layers 
deposited on n- and p-type silicon is reported.  Low temperature capacitance-voltage measurements are 
utilised to enable parameter extraction from the c-Si/a-Si interface and a-Si bulk. Electron spin resonance 
enables atomic identification of defects present. Results reveal the presence of electrically active defects 
at the c-Si/intrinsic a-Si interface (~1x1012 cm-2), and throughout the amorphous silicon layer bulk 
(~8x1016 cm-3), which are atomically identified as Pb0 centres and D centres silicon dangling bond defects, 
respectively. The value of this work is the atomic identification of these defects in this stack, coupled with 
their electrical activity. That they can be detected by these techniques demonstrates the power of the 
methodology used to assess and quantify these defects. Therein lies the significance of this work: a 
methodology capable of fundamentally optimising amorphous silicon processing from an atomic 
perspective.  
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committee of the SiliconPV 2012 conference 
 
Keywords: amorphous silicon; defects; passivation; capacitance; spin resonance; M interface/bulk defects 
1. Introduction 
In the quest to enhance solar cell performance, application of hydrogenated amorphous silicon 
heterostructures have been shown to achieve very high efficiencies. Values as high as 23.7% have been 
reported, resulting from open circuit voltages (Voc) in excess of 740 mV [1]. Such high efficiencies and 
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Voc values are enabled by the silicon surface passivation achieved by using hydrogenated intrinsic 
amorphous silicon layers, thereby rendering the interface states that are present electrically inactive. Some 
of the reasons proffered for this passivation include the preferential band offsets of amorphous silicon (a-
Si) to crystalline silicon (c-Si), hydrogen incorporation during the SiH4 plasma decomposition, and 
interface abruptness [2]. 
Assessment of the amorphous/crystalline silicon passivation characteristics is typically performed by 
depositing on both sides of a high quality (float zone) silicon wafer, and measuring quasi-steady state 
photoconductance. This technique reveals the effective lifetime of the stack, and it is not evident to 
separate the individual contributions of the silicon bulk, interface and passivation layer bulk, not least to 
atomically identify the defects present. Some other techniques have been employed, and have identified 
the presence of interface states at the c-Si/a-Si interface, by either surface photo voltage analysis [3] or by 
empirically fitting to measured capacitance-voltage/conductance-voltage [4], and quasi-steady state 
photoconductance (QSSPC) data [5]. However, despite an recent report identifying the defects present in 
the bulk and at the interface [6], their impact on overall passivation and solar cell performance is yet to be 
ascertained. 
Reporting on extensive defect quantification of this interface provides the focus of this work, where a 
combination of capacitance/conductance analysis is performed, together with electron spin resonance. 
Electrical characteristics are measured at low temperature, thereby enabling effects of the high a-Si 
conductivity to be circumvented from dominating the electrical response. This uniquely enables an 
electrical assessment of defects in the a-Si layers, which corroborate those atomically identified from spin 
resonance analysis. The aim of this work is to introduce the methodology, which can further be applied to 
thinner a-Si:H layers. For this reason, the intrinsic a-Si:H layers examined are thicker than those used in 
heterojunction solar cells, but nonetheless layers of this thickness range can provide valuable insight on 
the defects present, and more easily separate the effects of bulk and interface defects. 
2. Experimental 
Intrinsic amorphous silicon was deposited on hydrogen-terminated n- and p-type (100) silicon by 
plasma-enhanced chemical vapour deposition (PECVD) in SiH4. The intrinsic a-Si layers were 
approximately 50 nm thick on both p-Si and n-Si substrates. Subsequently, doped (20 nm) p+ a-Si layers 
were deposited, by PECVD of SiH4, H2 and B2H6. Processing was performed in a single chamber PECVD 
system, at temperatures less than 180oC. Layer thickness and optical bandgap were measured by 
spectroscopic ellipsometry. Aluminium electrodes were deposited by electron beam evaporation or 
thermoresistive evaporation. The C-V measurements were conducted at 300K and 77K in the frequency 
range of 1 to 103 kHz using an LCR meter.  
For electron spin resonance (ESR) analysis, slices of 2x9 mm2 main area were cut from p-(100)Si/i-a-
Si:H (~50 nm)/p+-a-Si:H(20 nm) or p+ a- Si:H(20 nm)/i-a-Si:H (10 nm)/p-(100)Si/i-a-Si:H (10 nm)/p+  a-
Si:H(20 nm) structures (non-metallized), with their 9-mm edge along a <01 ̅1> direction. Typically, about 
ten were stacked in a sample bundle. Sample cutting damage was removed by selective wet chemical 
etching (CP4). Immediately before each ESR measurement, the back- and side-wall oxide was removed 
through dipping in aqueous HF (5%). 
Conventional first absorption-derivative ESR spectra, dPPr/dB (where PPr is the reflected microwave 
power), were measured at 6K using a K-band (≈20.5GHz) spectrometer driven in the adiabatic slow 
passage mode, for various directions of the applied magnetic field B, at angle Mb with the [100] sample 
normal, in the (01 ̅1) Si plane. The amplitude Bm of the applied sinusoidal magnetic field modulation (~ 
100 kHz) and applied microwave power PP were carefully limited to avoid any noticeable signal 
distortion. The densities of ESR-active centres were determined by using of a co-mounted calibrated Si:P 
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marker sample [g(4.2K)=1.998696 ±0.00002; spin S=1/2] through double numerical integration of the 
generally computer-simulated, dPPr/dB spectra. The obtained absolute and relative accuracies are 
estimated at 20% and 10%, respectively. Reliable assignment of overlapping signals is obtained by 
exploiting the differences in isotropy of known defects using results from field angular dependent 
measurements.  
3. Results 
Capacitance-voltage results measured at room temperature on n-silicon are shown in figure 1(A), as a 
function of signal frequency. It is clear that the conduction through the intrinsic a-Si is extremely high at 
300 K (as seen before [4]), also evident in the conductance data shown in the inset, thereby complicating 
an assessment of the amorphous silicon stack and its interface characteristics. Given that the optical 
bandgap of the amorphous silicon is ~1.7 eV, the band offsets for these a-Si layers are quite low 
(combined 'Ev and 'Ec < 0.6 eV), these levels of conduction are not unexpected. However, the 
consequence of this is that the conductance signal is dominated by the leakage current flowing through the 
a-Si layer, and the superimposed signals originating from interface/bulk defects are difficult to accurately 
evaluate. 
 
 
 
 
Fig. 1. Capacitance-voltage data measured at (a) 300 K and (b) 77K on a ~50 nm intrinsic a-Si layer, deposited on p-silicon as a 
function of measurement frequency. Conductance-voltage measured at 300 K is shown in the inset of (a). CV measurements are 
shown for positive and negative voltage sweeps 
 
In a bid to facilitate further analysis, measurements were repeated at 77K, and the CV results, 
measured at several frequencies are shown in figure 1(B). Surprisingly, the CV profiles strongly resemble 
those of an insulator, whereby by freezing the thermally activated carriers in the amorphous silicon, we 
show that a standard metal-insulator-semiconductor (MIS) CV response is obtained. The consequence of 
this is significant: it enables application of MIS physics analysis methodologies [7]. The measured 
capacitance-voltage on a-Si layers (Figure 1(B)) shows (i) a stable accumulation capacitance is present 
(and inversion capacitance for low a.c. signal frequency), with relative permittivity of approximately 10, 
(ii) negligible frequency dispersion in accumulation or depletion, and (iii) a strong hysteresis in the CV 
curve (i.e. the signal shifts along the voltage axis, depending on the direction of the voltage sweep). The 
(normalised) capacitance-voltage plots for ~50 nm thick intrinsic a-Si layers, deposited on n-type and p-
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type crystalline silicon are shown in Figure 2. The value for the hysteresis (at flat band condition) is 250 
mV on n-Si and 385 mV on p-Si (Figure 2).  
 
 
Fig. 2. Capacitance-voltage plots measured at 100 kHz for c-Si/~50 nm intrinsic a-Si/20 nm p+ a-Si/Al structures. In both cases, the 
capacitance measurement proceeded as follows: biasing in accumulation, sweep to inversion, and sweep again to accumulation. The 
shift in the voltage for a given capacitance value is referred to as the hysteresis, and is indicative of the defect densities present in the 
layer.  
 
Electron spin resonance (ESR) was performed on the intrinsic a-Si/p+ a-Si samples deposited on p-
silicon, at various angles (MB) of B with the [100] interface normal (including MB = 0o and 55o), and some 
results are shown in figure 3. Measurements at MB of 0o display signals at g values of 2.009, 2.0055, 2.006 
and the Si:P silicon marker at 1.99899. Measurements at IB of 55o display signals at g values of 2.009, 
2.0055, 2.0074, 2.0018 and the Si:P silicon marker at 1.99899. 
 
 
 
Fig. 3. K-band (20.5 GHz) ESR spectra measured at 6K (P  =25 nW; Bm=1.3 G) on a stack of c-Si/50 nm intrinsic a-Si/20 nm p+ a-
Si slices with the magnetic field B oriented (a) along the [100] normal to the sample surface b=0o b=55o. The dotted 
lines represent optimised spectral simulations, obtained as sums of the individual simulated component signals 
4. Discussion 
In this section, we show that high defect densities in the amorphous silicon stack are consistent with 
the results presented in the previous section. Firstly, the magnitude of the hysteresis observed in the 
capacitance-voltage traces is not frequency dependent (Figure 1(B)), indicating that the defects 
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responsible are not located at the a-Si/c-Si interface. The charge densities corresponding to these voltage 
shifts are evaluated as 4.4x1016 and 8.3x1016 cm-3 (assuming the charge centres are uniformly distributed 
throughout the intrinsic a-Si layer) for the n and p-silicon, respectively.  
The difference in flat band voltage values measured on n and p-type silicon (Vfb (n-Si) and Vfb (p-Si), 
respectively) substrates can be evaluated as shown in equation 1 [8]. Given the hysteresis observed in 
these samples (Figure 2), it is noted that the capacitance sweep is performed by biasing the device in 
accumulation, and then sweeping the bias until the device is inverted, for both n-Si and p-Si samples. 
 
୤ୠሺ୬ିୗ୧ሻ െ୤ୠሺ୮ିୗ୧ሻ ൌ Ԅୠሺ୬ିୗ୧ሻ െԄୠሺ୮ିୗ୧ሻ െ୯Ǥ୒౟౪Ǥୢ౗ష౏౟஫బκ           (1) 
 
where Ib (n-Si), Ib (p-Si) are the bulk potential values in n and p-Si respectively, q is the electronic charge, 
H0 is the permittivity of free space, N is the relative permittivity of intrinsic a-Si, da-Si is the intrinsic a-Si 
layer thickness, and Nit is the electrically active interface state density. The bulk potential values (Ib (n-Si), 
Ib (p-Si)) for the respective silicon dopant types are calculated using the intrinsic doping level, but as the 
measurements are performed at 77 K, the difference in these values for n and p-silicon effectively spans 
the silicon bandgap (1.16 eV, at 77 K). Consequently, the interface state density that is calculated is that 
between the Fermi level in the n and p-silicon surfaces: in effect the interface state density throughout the 
silicon bandgap. The Nit value found for these samples is 9x1011 cm-2.  
Ascribing the defects and location thereof, as detected by ESR is possible by the isotropy/anisotropy 
properties of defect signals that are detected by this technique [9]. For instance, the silicon dangling bond 
interface defect – the Pb0 centre - is anisotropic, whereby 75% of the total Pb0 signal detected at g=2.006 
for Mb = 0o is observed at g = 2.0074, while the remaining 25% is detected at g = 2.0018, when the 
magnetic field is oriented at 55o to the sample surface. The bulk silicon dangling bond – the D centre – is 
isotropic, and detected at the same g-value for both angles of incidence measured, indicating it resides in 
the bulk of the a-Si layer. Combining this angular dependence with the results measured on the intrinsic a-
Si samples, atomic identification of defects present, and the densities thereof can be ascertained: [Pb0] = 
(1.4±0.3) x1012 cm-2 and [D-centre] = (8.6±0.5)x1016 cm-3, if assumed to be distributed uniformly 
throughout the intrinsic a-Si layer, and a density of (1.6±0.3)x1011 cm-2 is inferred for the isotropic defect 
at g = 2.009. When comparing the defect densities detected by both techniques, it is seen that on the p-Si 
substrate that was analysed by ESR, the defect density responsible for the hysteresis (8.3x1016 cm-3) has a 
similar density as the D centres as detected by spin resonance: (8.6±0.5) x1016 cm-3. It is argued that the 
D-centres are responsible for this hysteresis. The D-centre densities also agree with other works [10].  
The Pb0 density calculated from ESR analysis, and the Nit density evaluated from capacitance 
measurements are similar – suggesting that the same defect is being probed by two analysis techniques.  
This similarity in Nit and Pb0 has previously been reported from low-temperature deposited dielectric 
layers, whereas for those fabricated at higher temperatures, the amphoteric nature of the Pb0 centre results 
in an electrically active defect density which is a factor of two higher than that measured by ESR [11]. 
The defect densities measured indicate ~1x1012 cm-2 interface defects, and 8x1016 cm-3 bulk defects in 
these intrinsic amorphous silicon layers. It is repeated that no post-deposition annealing was performed on 
the a-Si layers, which is well-known to improve the passivation quality, as evaluated by QSSPC 
measurements [2].  The Pb0 density is lower than that measured on low temperature Si/SiO2 layers [9], and 
comparable to that of high temperature oxide layers. Nonetheless, the densities measured in this work are 
extremely high, and circumvent achieving very high open circuit voltage, and solar cell conversion 
efficiency values [1]. Moreover, in order to fully optimize the amorphous silicon stack, and reduce the 
defects therein, it is imperative to understand the defects that are present in such a layer (densities, 
distribution, defect energy levels etc), and to use this as input as a defect passivation study. In other works 
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it has been shown that the electrical activity of the Pb defect is significantly reduced by performing a 
forming gas anneal at 450oC [11], but annealing in this temperature range is not possible for amorphous 
silicon layers. Nonetheless, other methods are possible, ranging from pre-deposition cleaning steps [4], to 
modification of the dopant conditions, and also low-temperature post-deposition annealing steps [2]. 
Evaluating the impact of such processing on these defects will be the basis for future work.  
5. Conclusions  
In this work, we have presented a combination of low-temperature (77K) capacitance-voltage and 
electron spin resonance measurements to elucidate information on defects present in 50 nm intrinsic 
amorphous silicon passivation layers for photovoltaic applications. From this analysis, we reveal the 
presence of electrically active defects at the c-Si/intrinsic a-S interface (Pb0 centres), and throughout the 
amorphous silicon bulk (D centre). These defects are detected by both techniques, and defect densities 
from both techniques are comparable. Another defect, previously unreported, is also seen in spin 
resonance analysis. However, the density is lower than that of Pb0 or D centres.  
The significance of this work les in the atomic identification of defects in this stack, coupled with their 
electrical activity. That they can be detected by these techniques demonstrates the power of the 
methodology used to assess and quantify these defects. Therein lies the opportunity, and the focus of 
future work: using these techniques to fundamentally optimise device-relevant a-Si:H layers.  
References 
[1] T. Kinoshita, D. Fujishima, A. Yano, A. Ogane, S. Tohoda, K. Matsuyama, Y. Nakamura, N. Tokuoka, H. Kanno, H. Sakata, 
M. Taguchi, E. Maruyama, “The approaches for high efficiency HIT solar cell with very thin (<100 μm) silicon wafer over 23%”, 
26th EU PVSEC, Hamburg, Germany, (2011) 
[2] S De Wolf , M Kondo, “Abruptness of a-Si:H/c-Si interface revealed by carrier lifetime measurements”, Applied Physics 
Letters 90, 042111 (2007)  
[3] M Schmidt, L Korte, A Laades, R Stangl, C Schubert, H Angermann, E Conrad, K vMaydell, “Physical aspects of a-Si:H/c-Si 
hetero-junction solar cells”, Thin Solid Films 515 (2007), p7475 
[4] X Garros, G Reimbold, J Cluzel, D Muñoz, PJ Ribeyron, “Interface states characterization in heterojunction solar cells from 
CV–GV measurements and modelling”, Microelectronic Engineering, 88, (2011), p1247 
[5] S Olibet, E Vallat-Sauvain, C Ballif, “Model for a-Si:H/c-Si interface recombination based on the amphoteric nature of silicon 
dangling bonds”, Physical Review B 76, 035326 (2007)  
[6] NH. Thoan, M Jivanescu, BJ O’Sullivan, L Pantisano, I Gordon, VV Afanas’ev, A Stesmans, “Correlation between interface 
traps and paramagnetic defects in c-Si/a-Si:H heterojunctions”, Applied Physics Letters, 100, 12401, (2012) 
[7] EH Nicollian, JR Brews, “MOS (Metal Oxide Semiconductor) Physics and Technology”, Wiley, (1982) 
[8] NH. Thoan, K Keunen, VV Afanas’ev, A Stesmans, “Interface state energy distribution and Pb defects at Si(110)/SiO2 
interfaces: Comparison to (111) and (100) silicon orientations”, Journal of Applied Physics, 109, 013710 (2011) 
[9] A Stesmans and VV Afanas’ev, Electron spin resonance features of interface defects in thermal (100)Si/SiO2”, Journal of 
Applied Physics, 83, (1998), p2449 
[10] N Nickel, E Schiff, “Direct observation of dangling bond motion in disordered silicon”, Physical Review B, 58, (1998), p1114 
[11] PK Hurley, A. Stesmans, VV Afanas’ev, BJ O’Sullivan, E O’Callaghan, “Analysis of Pb centers at the Si(111)/SiO2 interface 
following rapid thermal annealing”, Journal of Applied Physics, 93, (2003), p3971  
